Abstract-Due to the low availability, high cost, and limited performance of high voltage power devices in high voltage high power applications, series-connection of low voltage switches is commonly considered. Practically, because of the dynamic voltage unbalance and the resultant reliability issue, switches in series-connection are not popular, especially for fast switching field-effect transistors such as silicon (Si) super junction MOSFETs, silicon carbide (SiC) JFETs, SiC MOSFETs, and gallium nitride (GaN) HEMTs, since their switching performance is highly sensitive to gate control, circuit parasitics, and device parameters. In the end, slight mismatch can introduce severe unbalanced voltage. This paper proposes an active voltage balancing scheme, including 1) tunable gate signal timing unit between series-connected switches with < 1 ns precision resolution by utilizing a high resolution pulse-width modulator (HRPWM) which has existed in micro-controllers; and 2) online voltage unbalance monitor unit integrated with the gate drive as the feedback. Based on the latest generation 600-V Si CoolMOS, experimental results show that the dynamic voltage can be automatically well balanced in a wide range of operating conditions, and more importantly, the proposed scheme has no penalty for high-speed switching.
I. INTRODUCTION
ast switching field-effect transistors, such as traditional silicon (Si) super junction MOSFETs, emerging silicon carbide (SiC) JFETs, SiC MOSFETs, and gallium nitride (GaN) HEMTs, offer smaller switching loss, shorter dead time for a phase-leg, and higher switching frequency. All of these are beneficial to high power efficiency, quality, and density [1] [2] [3] [4] [5] . In high voltage high power applications, series-connection of low voltage switches is an option. Power semiconductors connected in series are able to benefit the power conversion system from the following aspects: 1) compared with single high voltage power semiconductor, multiple low voltage power semiconductors in series have better availability and lower cost; 2) for fast switching MOSFETs, such as Si super junction MOSFETs and SiC MOSFETs, which are promising power semiconductor candidates for high efficiency high frequency applications, specific on-state resistance of single high voltage power MOSFET is much worse than the equivalent specific on-state resistance using series-connected low voltage power MOSFETs due to the 1-D limit curve (on-state resistance is dominated by the drift layer in these high voltage devices). Hence, MOSFETs connected in series offer better conduction performance.
However, switches in series-connection is not popular in practice, mainly due to the possible voltage unbalance and its resultant reliability issue, especially during the fast switching transition. Generally, mechanisms causing dynamic voltage unbalancing include mismatches introduced by gate drives, device parameters, and circuit parasitics. Extensive works have been proposed for series-connected switches, but most of them are for Si IGBTs with relatively slow switching speed [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] . Compared to IGBTs, field-effect transistors have higher switching speed, which calls for higher requirement for dynamic voltage balance.
In [21] [22] [23] [24] , snubbers or clamping circuits are added across drain-source terminals of the series MOSFETs. This approach is easy to implement but with the penalty of reduced switching speed and increased switching loss.
A digital controlled balancing scheme is proposed in [25] , and it eliminates the mismatch introduced by the analog control circuits. However, both high performance DSP and FPGA are required for the control, which increase the cost of the system.
In [26] , gate drive with tunable gate driving capability during the switching transition for each series device is developed. It is able to address both signal asymmetry and parameter mismatch but with the penalty of implementation complexity.
In [27, 28] , simplified gate drive architecture with fewer control inputs is adopted for series-connected MOSFETs and the static balancing can be achieved. 
A. TVS Diode
A TVS diode is employed and anti-paralleled with the series-connected switch. If the active voltage balancing control operates improperly, the TVS diode is able to clamp the over-voltage across the switch below its breakdown voltage. Practically, three selection criteria should be considered: 1) clamping voltage of the TVS diode must be lower than the breakdown voltage of the device in the wide range of operating temperatures; 2) TVS diode response time should be fast enough to clamp the excessive over-voltage before it exceeds the device breakdown voltage; 3) TVS diode junction capacitance should be much smaller than that of the series-connected switch to avoid the adverse impact on the switching speed.
B. HRPWM Based Tunable Gate Signal Timing Unit
HRPWM based tunable gate signal timing unit is utilized as the actuator for active voltage balancing control. Specifically, during the turn-on transient, if the drain-source voltage of the lower series-connected switch is detected to be higher than the voltage of the upper one, the microcontroller tunes the lower series-connected switch gate signal in advance in the next switching cycle to turn on the lower series-connected switch earlier, while if the detected lower series-connected switch is lower, the microcontroller delays the lower series-connected switch gate signal in the following turn-on event to compensate the turn-on dynamic unbalance.
During the turn-off transient, if the drain-source voltage of lower series-connected switch is higher than the voltage of the upper series-connected switch, the microcontroller delays the lower series-connected switch gate signal in the following turn-off switching cycle while the opposite relationship of the drain-source voltage between lower and upper series-connected switches makes the microcontroller tune the gate signal in a different direction. Accordingly, mismatches introduced by gate drives, device parameters, and circuit parasistics can be compensated during both turnon and -off transients.
The proposed compensation approach always has one switching cycle control delay, thus, initially severe dynamic voltage balance issue may occur. However, the TVS diode is able to clamp this over-voltage, later this unbalanced overvoltage should be compensated by the active voltage balancing control. Since during each switching transient, the active voltage balancing control is enabled, as a result, the response time to compensate the initial unbalanced overvoltage should be short and the adverse effect is slight.
Using the latest generation 600-V Si CoolMOS as an example, Fig. 2 illustrates the effectiveness of the proposed tunable gate signal timing unit on the dynamic voltage balancing control. During the turn-on transient, as shown in Fig. 2(a) , drain-source voltages of lower and upper series- connected switches are well balanced when the gate signal of the upper series-connected switch is tuned by 3.6 ns in advance. Similarly, during the turn-off transient in Fig. 2(b) , drain-source voltages of series-connected switches are balanced when gate signal of the upper series-connected switch is tuned by 3.2 ns in advance. More importantly, due to the high-speed switching (1s-10s ns switching time as shown in Fig. 2 introduced as compared to the previous well matched case. Similar test results are observed during the turn-off transient as shown in Figs. 2(e)-(f). Hence, HRPWM has to be employed to accurately tune the gate signal timing in a range of ns. Fig. 3 clearly illustrates the feasibility of using HRPWM to achieve fine tuning of the gate voltage timing for lower series-connected switch when upper series-connected switch gate voltage timing is fixed (1.5 ns tuning resolution in this case). Practically, based on the micro-controller TMS320F28335 used in this case study with 150 MHz system clock, ~ 0.1 ns tuning resolution by HRPWM is achievable. However, jitter is also observed in Fig. 3 , which introduces uncertainty so as to negatively affect the accuracy of the active voltage balancing. This is a potential issue for the proposed approach.
C. Online Voltage Unbalance Monitor Unit
As the feedback, the online voltage unbalance monitor unit is critical to achieve the active voltage balancing control automatically. The operation principle of the online voltage unbalance monitor unit is described below.
As shown in Fig. 1 , the turn-off voltage unbalance monitor unit consists of two resistor dividers and one comparator. Two resistor dividers are used to online detect the drain-source voltage of the lower series-connected switch as well as the total drain-source voltage across the lower and upper series-connected switches. Note that the ratio of resistor divider for the total drain-source voltage detection is half of that for the drain-source voltage of the lower seriesconnected switch. Then the sensed drain-source voltage of the lower series-connected switch is compared with the sensed half of the total drain-source voltage. Therefore, the drain-source voltage relationship between the lower and upper series-connected switches can be online monitored for the microcontroller to regulate the HRPWM based tunable gate signal timing unit.
The turn-on voltage unbalance monitor unit, as illustrated in Fig. 1 , consists of two drain-source voltage boundary detection (DVBD) circuits for lower and upper seriesconnected switches. The function of DVBD circuit is to indicate whether the drain-source voltage of each seriesconnected switch increases during the turn-on transient. For satisfactory turn-on dynamic voltage balance, drain-source voltages of both series-connected switch should decrease simultaneously (see Fig. 2(a) ). If the drain-source voltage of one series-connected switch increases first during the turnon transient, it means that the turn-on dynamic voltage is unbalanced (see Fig. 2(c)-(d) ), then the HRPWM based tunable gate signal timing unit should be activated. Specifically, as shown in Fig. 4 (a) , the upper seriesconnected switch turns on earlier than the lower one. Thus, the drain-source voltage of the lower series-connected switch increases first as the upper series-connected switch turns on while the drain-source voltage of upper series-connected switch drops directly. The DVBD circuit detects the first edge direction of the drain-source voltage of the seriesconnected switch and outputs this information as the logic signal. Taking the case illustrated in Fig. 4 (a) as an example, outputs of the DVBD circuits for two series-connected switches have different logic levels: high for the lower series-connected switch and low for the upper seriesconnected switch. Once the sequence of the gate signals of series-connected switches changes, as shown in Fig. 4 (b) , the logic levels of the DVBD circuits' outputs changes as well. Therefore, the drain-source voltage relationship between the lower and upper series-connected switches during the turn-on can be online monitored. Fig. 5(a) displays the hardware setup with the latest generation 600 V Si CoolMOS for the validation of the proposed active voltage balancing control scheme based on the testing circuit depicted in Fig. 4(b) . It consists of a phaseleg with two series-connected switches as a switch cell. The proposed active voltage balancing circuit (mainly the online voltage unbalance monitor unit) is integrated with the gate drive. In Fig. 6 , test waveforms under 500 V DC voltage and 12.5 A load current show the feasibility and effectiveness of the proposed active voltage balancing control: during both turn-on and -off transients, drain-source voltages of the lower and upper series-connected switches are well balanced. Also note that since only the gate signal timing is tuned, the fast switching performance of Si CoolMOS is guaranteed. ~ 10 ns turn-on and turn-off switching time along with up to 100V/ns peak dv/dt can be observed in Fig . 7 plots the test waveform with multiple pulses at 500 V DC bus voltage. As pulses are generated, the load current increases gradually from 0 A until 50 A, the rated current of the device under test. Although there is mismatch between the voltage of the lower and upper series-connected switches, the largest drain-source voltage difference is 50 V, which is within the acceptable range. The mechanism causing the limited performance in the test is mainly because of the jitter induced by the signal isolator and gate drive IC and its resultant uncertainty and adverse effect on the accuracy of the proposed active voltage balancing.
III. EXPERIMENTAL VERIFICATION

IV. CONCLUSION
This paper proposes an active voltage balancing control to compensate mismatch of gate drives, device parameters, and parasitics by fine tuning of gate signal timings of seriesconnected switches. The HRPWM function used in a microcontroller is utilized to achieve this high precision gate signal timing regulation. Also, online voltage unbalance monitor unit is introduced as the feedback and can be integrated with the gate drive. Hence, the proposed approach is easy to be implemented and cost efficient. Test results based on the latest generation 600 V Si CoolMOS demonstrate the feasibility and effectiveness of the proposed active voltage balancing control: drain-source voltages of series-connected switches are well balanced with no penalty of the high-speed switching since only the gate signal timing is tuned. 10 ns tested switching time along with up to 100 V/ns peak dv/dt is observed. Although Si CoolMOS is employed for the experimental verification, the proposed method can be leveraged for other fast switching field-effect transistors, such as SiC MOSFETs, JFETs, and GaN HEMTs.
